hn.json (369B)
1 { 2 "threads": [ 3 { 4 "hn_id": "47442194", 5 "title": "Vectorization of Verilog Designs and its Effects on Verification and Synthesis", 6 "points": 32, 7 "comments": 6, 8 "url": "https://news.ycombinator.com/item?id=47442194", 9 "created_at": "2026-03-19T16:40:37Z" 10 } 11 ], 12 "top_points": 32, 13 "total_points": 32, 14 "total_comments": 6 15 }